IN THE CLAIMS:

Kindly amend the claims, as follows:

SMU

1. (Currently Amended) A signal processing apparatus comprising:

an input circuit to receive an input signal;

a high-pass filter responsive to said input circuit,

wherein said high-pass filter comprises M taps to filter precursor intersymbol

interference (ISI), one main tap and N taps to filter postcursor ISI, and

wherein adaptation of each of said N taps is limited to a range of between -1

and 0; and

a decision feedback equalizer comprising:

a decision circuit directly responsive to said high-pass filter; and

a feedback filter responsive to said decision circuit,

wherein said decision circuit is responsive to said feedback filter.

- 2. (Previously Presented) A signal processing apparatus according to Claim 1, wherein said high-pass filter has a low cutoff frequency.
- 3. (Previously Presented) A signal processing apparatus according to Claim 2, wherein said high-pass filter has a flat response.
- 4. (Previously Presented) A signal processing apparatus according to Claim 1, wherein said high-pass filter has high attenuation at low frequency.
- 5. (Previously Presented) A signal processing apparatus according to Claim 1, wherein said high-pass filter has high attenuation at low frequencies.
- 6. (Previously Presented) A signal processing apparatus according to Claim 5, wherein the high attenuation is at least 20 db.

(Canceled)

(Currently Amended) A signal processing apparatus according to Claim 7, A signal processing apparatus, comprising:

an input circuit to receive an input signal;

a feedforward equalizer comprising a high-pass filter and responsive to said input

circuit,

wherein said high-pass filter comprises a finite impulse response (FIR) filter, wherein said first FIR filter comprises M taps to filter precursor 181, one main

tap and N taps to filter postcursor ISI, and

wherein adaptation of each of said N taps is limited to a range of between -1

and 0;

a decision feedback equalizer comprising

a decision circuit responsive to said feedforward equalizer; and

a feedback filter responsive to said decision circuit,

wherein said decision circuit is responsive to said feedback filter.

(Currently Amended) A signal processing apparatus, comprising:

an input circuit to receive an input signal;

a feedforward equalizer comprising a high-pass filter and responsive to said input circuit,

wherein said high-pass filter comprises a first finite impulse response (FIR)

filter (FIR),

wherein said first FIR filter comprises M taps to filter precursor 1917, one main tap and N taps to filter postcursor ISI,

wherein each tap of said first FIR filter has a corresponding coefficient W as

follows:

 $W_0 = unity$

T5140

C

$$0 < \sum_{i=1}^{M} W_{-i} + W_{0} + \sum_{i=1}^{n} W_{i} << 1$$
, and $-1 << W_{1}, \dots W_{n} << 0$; and

a decision feedback equalizer comprising:

a decision circuit responsive to said feedforward equalizer; and

a feedback filter responsive to said decision circuit,

wherein said decision circuit is responsive to said feedback filter.

(Previously Presented) A signal processing apparatus according to Claim 1, wherein said input circuit comprises an analog to digital converter.

(Previously Presented) A signal processing apparatus according to Claim 1, wherein said decision circuit comprises a threshold circuit.

(Previously Presented) A signal processing apparatus according to Claim 1, wherein said decision circuit comprises a Viterb detector.

(Currently Amended) A signal processing apparatus according to Claim 8, further comprising A signal processing apparatus, comprising:

an input circuit to receive an input signal

a feedforward equalizer comprising a high-pass filter and responsive to said input circuit,

wherein said high-pass filter comprises a finite impulse response (FIR) filter,

and

wherein said FIR filter comprises M taps to filter precursor ISI;

and N taps to filter postcursor ISI;

a first an adaptive control circuit to adapt the M taps for filtering precursor ISI and N taps for filtering postcursor ISI; and

a decision feedback equalizer comprising:

a decision circuit responsive to said feedforward equalizer; and

a feedback filter responsive to said decision circuit,
wherein said decision circuit is responsive to said feedback filter.

(Previously Presented) A signal processing apparatus according to Claim 12, wherein each of the N taps comprises a limiter to limit the range of adaptation of the N taps.

(Currently Amended) A signal processing apparatus according to Claim, wherein said first adaptive control circuit is operable only during signal acquisition.

(Currently Amended) A signal processing apparatus according to Claim 1, wherein said feedback filter comprises a second finite impulse response (FIR) filter (FIR).

(Currently Amended) A signal processing apparatus according to Claim 16, further comprising a second an adaptive control circuit to adapt taps of said second FIR filter.

(Currently Amended) A signal processing apparatus comprising: input means for receiving an input signal;

high-pass filtering means for filtering the input signal received by said input means,

wherein said high-pass filtering means comprises M taps to filter precursor

intersymbol interference (ISI), one main tap and N taps to filter postcursor ISI, and

wherein adaptation of each of said N taps is limited to a range of between -1

and 0; and

decision feedback equalizer means comprising:

decision means directly responsive to said high-pass filtering means for recovering data from an output of said high-pass filtering means; and feedback filter means for filtering an output of said decision means,

wherein said decision means is responsive to said feedback filter

means.

C

Customer No.: 23624

B

(Currently Amended) A signal processing apparatus according to Claim 18, wherein said feedforward equalizer high pass filtering means has a low cutoff frequency.

(Currently Amended) A signal processing apparatus according to Claim, wherein said feedforward equalizer high-pass filtering means has a flat response.

(Currently Amended) A signal processing apparatus according to Claim 18, wherein said feedforward equalizer high-pass filtering means has high attenuation at low frequency.

(Currently Amended) A signal processing apparatus according to Claim 48, wherein said feedforward equalizer high-pass filtering means has high attenuation at low frequencies.

23. (Currently Amended) A signal processing apparatus according to Claim 18, wherein said feedforward equalizer high-pass filtering means shortens a length of postcursor ISI inter-symbol-interference.

24. (Currently Amended) A signal processing apparatus according to Claim 18, wherein said feedforward equalizer high-pass filtering means attenuates and DC noise.

25. (Currently Amended) A signal processing apparatus according to Claim 16, wherein said feedforward equalizer high-pass filtering means attenuates baseline wander.

(Previously Presented) A signal processing apparatus according to Claim 22, wherein the high attenuation is at least 20 db.

27. (Canceled)

(Currently Amended) A signal processing apparatus according to Claim 27, A signal processing apparatus comprising:

input means for receiving an input signal;

feedforward equalizer means for feedforward equalizing by high-pass filtering the input signal received by said input means

wherein said feedforward equalizer means comprises a finite impulse response (FIR) filter means for filtering the input signal,

wherein said first FIR filter means comprises M taps for filtering precursor intersymbol interference (ISI) (ISI; one main tap and N taps for filtering postcursor ISI, and

wherein adaptation of each of said N taps is limited to a range of between -1

decision feedback equalizer means comprising:

decision means for recovering data from an output of said feedforward equalizer means; and

feedback filter means for filtering an output of said decision means,
wherein said decision means is responsive to said feedback filter means.

(Currently Amended) A signal processing apparatus, comprising: input means for receiving an input signal;

feedforward equalizer means for feedforward equalizing by high-pass filtering the input signal received by said input means,

wherein said feedforward equalizer means comprises a first finite impulse response (FIR) filter (FIR) means for filtering the input signal,

wherein said first FIR filter means comprises M taps for filtering precursor intersymbol interference (ISI)

181, one main tap and N taps for filtering postcursor ISI,

wherein each tap of said first FIR filter means has a corresponding coefficient W as follows:

$$W_0 = unity$$

$$0 < \sum_{i=1}^{M} W_{-i} + W_{o} + \sum_{i=1}^{n} W_{i} << 1$$
, and

Customer No.: 23624

Mho

and 0; and

15180

 $-1 << W_1, ..., W_n < 0$; and

decision feedback equalizer means comprising:

decision means for recovering data from an output of said feedforward equalizer means; and

feedback filter means for filtering an output of said decision means, wherein said decision means is responsive to said feedback filter means.

(Previously Presented) A signal processing apparatus according to Claim 18, wherein said input means comprises an analog to digital converter means for converting an analog input signal to a digital signal.

(Previously Presented) A signal processing apparatus according to Claim 18, wherein said decision means comprises a threshold circuit.

(Previously Presented) A signal processing apparatus according to Claim 18, wherein said decision means comprises a Viterbi detector.

33. (Currently Amended) A signal processing apparatus according to Claim 28, further comprising A signal processing apparatus comprising:

input means for receiving an input signal;

feedforward equalizer means for feedforward equalizing by high-pass filtering the input signal received by said input means,

wherein said feedforward equalizer means comprises a finite impulse response

(FIR) filter means for filtering the input signal, and

wherein said FIR filter means comprises M taps for filtering precursor ISI, one

main tap and N taps for filtering postcursor ISI;

a first an adaptive control means for adapting the M taps for filtering precursor ISI and N taps for filtering postcursor ISI; and

decision feedback equalizer means comprising:

decision means for recovering data from an output of said feedforward

Application No. 09/644,532 Attorney's Docket No. MP0072 Page 11

equalizer means; and

feedback filter means for filtering an output of said decision means, wherein said decision means is responsive to said feedback filter means.

- 34. (Previously Presented) A signal processing apparatus according to Claim 33, wherein each of the N taps comprises a limiting means for limiting the range of adaptation of the N taps.
- 35. (Currently Amended) A signal processing apparatus according to Claim 33, wherein said first adaptive control means is perable only during signal acquisition.

(Currently Amended) A signal processing apparatus according to Claim 187 wherein said feedback filter means comprises a second finite impulse response (FIR) filter (FIR) means for filtering the output of said decision means.

(Currently Amended) A signal processing apparatus according to Claim further comprising a second an adaptive control means for adapting taps of said second FIR filter means.

(Currently Amended) An Ethernet transceiver, comprising:

an input circuit for inputting an input signal into an Ethernet cable;

an output circuit for outputting an output signal from the Ethernet cable, the output signal corresponding to the input signal;

a high-pass filter responsive to said input circuit,

wherein said high-pass filter comprises M taps to filter precursor intersymbol interference (ISI), one main tap and N taps to filter postcursor ISI, and

wherein adaptation of each of said N taps is limited to a range of between -1

and 0; and

a decision feedback equalizer comprising:

a decision circuit directly responsive to said high-pass filter; and

a feedback filter responsive to said decision circuit,
wherein said decision circuit is responsive to said feedback filter.

29. (Original) An Ethernet transceiver according to Claim 28, wherein said high-pass filter has a low cutoff frequency.

(Original) An Ethernet transceiver according to Claim 39, wherein said high-pass filter has a flat response.

(Original) An Ethernet transceiver according to Claim 38, wherein said high-pass filter has high attenuation at low frequency.

(Original) An Ethernet transceiver according to Claim 38, wherein said high-pass filter has high attenuation at low frequencies.

(Original) An Ethernet transceiver according to Claim 22, wherein the high attenuation is at least 20 db.

44. (Canceled)

(Currently Amended) An Ethernet transceiver according to Claim 44, An Ethernet transceiver, comprising:

an input circuit for inputting an input signal into an Ethernet cable;

an output circuit for outputting an output signal from the Ethernet cable, the output signal corresponding to the input signal;

a feedforward equalizer comprising a high-pass filter and responsive to said input circuit,

wherein said high-pass filter comprises a finite impulse response (FIR) filter,
wherein said first FIR filter comprises M taps to filter precursor ISI, and

Application No. 09/644,532 Attorney's Docket No. MP0072 Page 13

wherein adaptation of each of said N taps is limited to a range of between -1

and 0; and

a decision feedback equalizer comprising:

a decision circuit responsive to said feedforward equalizer; and

a feedback filter responsive to said decision circuit,

wherein said decision circuit is responsive to said feedback filter.

(Currently Amended) An Ethernet transceiver, comprising:

an input circuit for inputting an input signal into an Ethernet cable;

an output circuit for outputting an output signal from the Ethernet cable, the output signal corresponding to the input signal;

a feedforward equalizer comprising a high-pass filter and responsive to said input circuit,

wherein said high-pass filter comprises a first finite impulse response (FIR)

filter (FIR),

wherein said first FIR filter comprises M taps to filter precursor 181, one main to filter postcursor 181 tap and N taps to filter postcursor ISI,

wherein each tap of said first FIR filter has a corresponding coefficient W as follows:

$$W_0 = unity$$

$$0 < \sum_{i=1}^{M} W_{-i} + W_{o} + \sum_{i=1}^{n} W_{i} << 1$$
, and

$$-1 << W_1, ... W_n << 0$$
; and

a decision feedback equalizer comprising:

a decision circuit responsive to said feedforward equalizer; and

a feedback filter responsive to said decision circuit,

wherein said decision circuit is responsive to said feedback filter.

(Original) An Ethernet transceiver according to Claim 28, wherein said input circuit comprises an analog to digital converter.

(Original) An Ethernet transceiver according to Claim 36, wherein said decision circuit comprises a threshold circuit.

(Original) An Ethernet transceiver according to Claim 36, wherein said decision circuit comprises a Viterbi detector.

(Currently Amended) An Ethernet transceiver according to Claim 45, further comprising An Ethernet transceiver, comprising:

an input circuit for inputting an input signal into an Ethernet cable;

an output circuit for outputting an output signal from the Ethernet cable, the output signal corresponding to the input signal;

a feedforward equalizer comprising a high-pass filter and responsive to said input circuit,

wherein said high-pass filter comprises a first finite impulse response (FIR)

filter, and

intersymbol interference (ISI)

wherein said FIR filter comprises M taps to filter precursor HSI; one main tap and N taps to filter postcursor ISI;

a first an adaptive control circuit to adapt the M taps for filtering precursor ISI and N taps for filtering postcursor ISI; and

a decision feedback equalizer comprising:

a decision circuit responsive to said feedforward equalizer; and

a feedback filter responsive to said decision circuit,

wherein said decision circuit is responsive to said feedback filter.

Original) An Ethernet transceiver according to Claim 50, wherein each of the N taps comprises a limiter to limit the range of adaptation of the N taps.

(Currently Amended) An Ethernet transceiver according to Claim 50, wherein said first adaptive control circuit is operable only during signal acquisition.

Customer No.: 23624

(Currently Amended) An Ethernet transceiver according to Claim 28, wherein said feedback filter comprises a second finite impulse response (FIR) filter (FIR).

(Currently Amended) An Ethernet transceiver according to Claim 55, further comprising a second an adaptive control circuit to adapt taps of said second FIR filter.

(Currently Amended) An Ethernet transceiver, comprising: input means for receiving an input signal;

high-pass filtering means for filtering the input signal received by said input means,

wherein said high-pass filtering means comprises M taps to filter precursor
intersymbol interference (ISI), one main tap and N taps to filter postcursor ISI, and

wherein adaptation of each of said N taps is limited to a range of between -1

and 0; and

decision feedback equalizer means comprising:

decision means directly responsive to said high-pass filtering means for recovering data from an output of said high-pass filter means; and

feedback filter means for filtering an output of said decision means, wherein said decision means is responsive to said feedback filter

means.

(Currently Amended) An Ethernet transceiver according to Claim 55, wherein said feedforward equalizer high-pass filtering means has a low cutoff frequency.

(Currently Amended) An Ethernet transceiver according to Claim 56, wherein said feedforward equalizer high-pass filtering means has a flat response.

(Currently Amended) An Ethernet transceiver according to Claim 55, wherein said feedforward equalizer high-pass filtering means has high attenuation at low frequency.

Customer No.: 23624

(Currently Amended) An Ethernet transceiver according to Claim 55, wherein said feedforward equalizer high-pass filtering means has high attenuation at low frequencies.

(Currently Amended) An Ethernet transceiver according to Claim 55, wherein said feedforward equalizer high-pass filtering means shortens a length of postcursor-inter- ZSZ symbol-interference.

(Currently Amended) An Ethernet transceiver according to Claim 55, wherein said feedforward equalizer high-pass filtering means attenuates and DC noise.

(Currently Amended) An Ethernet transceiver according to Claim 55, wherein said feedforward equalizer high-pass filtering means attenuates baseline wander.

(Original) An Ethernet transceiver according to Claim 39, wherein the high attenuation is at least 20 db.

64. (Canceled)

(Currently Amended) An Ethernet transceiver according to Claim 64, An Ethernet transceiver, comprising:

input means for receiving an input signal;

feedforward equalizer means for feedforward equalizing by high-pass filtering the input signal received by said input means.

wherein said feedforward equalizer means comprises a finite impulse response (FIR) filter means for filtering the input signal,

wherein said first FIR filter means comprises M taps for filtering precursor intersymbol interference (ZSZ)

1815, one main tap and N taps for filtering postcursor ISI, and

wherein adaptation of each of said N taps is limited to a range of between -1

and 0; and

decision feedback equalizer means comprising:

decision means for recovering data from an output of said feedforward equalizer means; and

feedback filter means for filtering an output of said decision means,
wherein said decision means is responsive to said feedback filter

means.

66.

W as follows:

(Currently Amended) An Athernet transceiver, comprising:

input means for receiving an input signal;

feedforward equalizer means for feedforward equalizing by high-pass filtering the input signal received by said input means,

wherein said feedforward equaliter means comprises a first finite impulse response (FIR) filter (FIR) means for filtering the input signal,

wherein said first FIR filter means comprises M taps for filtering precursor 181, one main tap and N taps for filtering postcursor ISI,

wherein each tap of said first FIR filter means has a corresponding coefficient

 $W_0 = unity$

$$0 < \sum_{i=1}^{M} W_{-i} + W_{o} + \sum_{i=1}^{n} W_{i} << 1$$
, and

$$-1 << W_1, ... W_n << 0$$
; and

decision feedback equalizer means comprising:

decision means for recovering data from an output of said feedforward equalizer means; and

feedback filter means for filtering an output of said decision means, wherein said decision means is responsive to said feedback filter

means.

(Original) An Ethernet transceiver according to Claim 55, wherein said input means comprises an analog to digital converter means for converting an analog input signal to a digital signal.

Customer No.: 23624

(Original) An Ethernet transceiver according to Claim, wherein said decision means comprises a threshold circuit.

(Original) An Ethernet transceiver according to Claim 55, wherein said decision means comprises a Viterbi detector.

(Currently Amended) An Ethernet transceiver according to Claim 65, further comprising An Ethernet transceiver, comprising:

input means for receiving an input signal;

feedforward equalizer means for feedforward equalizing by high-pass filtering the input signal received by said input means,

wherein said feedforward equalizer means comprises a finite impulse response

(FIR) filter means for filtering the input signal, and

intersymbol interference

wherein said FIR filter means comprises M taps for filtering precursor ISI, one main tap and N taps for filtering postcursor ISI;

a first an adaptive control means for adapting the M taps for filtering precursor ISI and N taps for filtering postcursor ISI; and

decision feedback equalizer means comprising:

decision means for recovering data from an output of said feedforward equalizer means; and

feedback filter means for filtering an output of said decision means,
wherein said decision means is responsive to said feedback filter

means.

(Currently Amended) An Ethernet transceiver according to Claim 33.76, wherein each of the N taps comprises a limiting means for limiting the range of adaptation of the N taps.

Customer No.: 23624

27

Porte Corte

(Currently Amended) An Ethernet transceiver according to Claim 39, wherein said first adaptive control means is operable only during signal acquisition.

(Currently Amended) An Ethernet transceiver according to Claim 55, wherein said feedback filter means comprises a second finite impulse response (FIR) filter (FIR) means for filtering the output of said decision means.

(Currently Amended) An Ethernet transceiver according to Claim 23, further comprising a second an adaptive control means for adapting taps of said second FIR filter means.